

Theoretical Analysis of Power Clock Generator based on the Switched Capacitor Regulator for Adiabatic CMOS Logic

Yasuhiro Takahashi, Toshikazu Sekine
 Department of Electrical and Electronic Engineering
 Gifu University,
 1-1 Yanagido, Gifu-shi 501-1193 Japan
 Email: {yasut, sekine}@gifu-u.ac.jp

Michio Yokoyama
 Department of Bio-system Engineering
 Yamagata University,
 4-3-16 Jonan, Yonezawa-shi 992-8510 Japan
 Email: yoko@yz.yamagata-u.ac.jp

Abstract—This paper reports an analytical method of a power clock generator based on a switched capacitor circuit which is used in adiabatic logic. We derive first an equivalent circuit model of the switched capacitor circuit. We then discuss the design optimization of the capacitance ratio. Finally, we show that the analytical results agree rather well with the SPICE simulation results.

I. INTRODUCTION

In the design of low-power VLSI circuits, adiabatic (or energy recovery) logic shows great potential, because they are able to break the lower limit of the energy dissipation in static CMOS which amounts to $CV_{dd}^2/2$, where C is a load capacitance, and V_{dd} is a supply voltage of VLSI circuit. Numerous designs of adiabatic logic have been presented [1]–[10]. The driving of adiabatic logic requires adiabatic controlled sources of voltage. The adiabatic drivers fall into two classes: resonant driver and staircase driver. The resonant driver generates the pulses from the natural oscillations of a resonator, with power recovery provided by a dc-voltage source. The generators of quasi-sinusoidal pulses can be built around the simplest resonator, namely, an LC circuit. Such a driver has been used in Refs. [2]–[7], and [9]. On the other hand, a staircase driver was first proposed by L. J. Svensson and J. G. Koller [1], and then has been used in Refs. [8] and [10]. The staircase driver includes a switched capacitor regenerator, which has a tank capacitor for restoring the charge energy. In Ref. [8], the properties and stability of a switched capacitor regenerator has been discussed, however, has not been discussed yet from the viewpoint of design optimization.

This paper reports an analytical method of the switched capacitor regenerator. We derive first an equivalent circuit model of the switched capacitor circuit, and then propose analytical methods for step voltage difference. Finally, we show that the analytical results agree rather well with the SPICE simulation results.

II. CONVENTIONAL CMOS LOGIC VS. ADIABATIC LOGIC

The conventional switching can be understood by using a simple CMOS inverter. The CMOS inverter can be considered

to consist of a pull-up and pull-down networks connected to a load capacitance C . The pull-up and pull-down networks are actually MOS transistors in series with the same load C . Both transistors can be modeled by an ideal switch in series with a resistor which is equal to the corresponding channel resistance of the transistor in the saturation mode, as shown in Fig. 1. When a conventional CMOS inverter is set into a logical “1” state, a charge $Q = CV_{dd}$ is delivered to the load and the energy which the supply applies is $E_{applied} = QV_{dd} = CV_{dd}^2$. The energy stored into the load C is a half of the supplied energy:

$$E_{stored} = \frac{1}{2}CV_{dd}^2. \quad (1)$$



The same amount of energy is dissipated during the discharge process in the NMOS pull-down network because no energy can enter the ground rail $Q \times V_{gnd} = Q \times 0 = 0$. From the energy conservation law, a conventional CMOS logic emits heat and, in this way, it wastes energy in every charge-discharge cycle:

$$\begin{aligned} E_{total} &= E_{charge} + E_{discharge} \\ &= \frac{1}{2}CV_{dd}^2 + \frac{1}{2}CV_{dd}^2 \\ &= CV_{dd}^2. \end{aligned} \quad (2)$$

If the logic is driven by a certain frequency $f (= 1/T)$, where T is the period of the signal, then the power of the CMOS gate is determined as:

$$P_{total} = \frac{E_{total}}{T} = CV_{dd}^2 f. \quad (3)$$

The main idea in an adiabatic switching shown in Fig. 2 is that transitions are considered to be sufficiently slow so that heat is not emitted significantly. This is made possible by replacing the DC power supply by a resonance LC driver or oscillator. If a constant current source delivers the $Q = CV_{dd}$ charge during the time period ΔT , the energy dissipation in


 Fig. 1. Charging an RC tree with a switch.

 Fig. 2. Adiabatic charging of an RC tree.

the channel resistance R is given by

$$\begin{aligned}
 E_{diss} &= \xi P \Delta T \\
 &= \xi I^2 R \Delta T \\
 &= \xi \left(\frac{C V_{dd}}{\Delta T} \right)^2 R \Delta T,
 \end{aligned} \quad (4)$$

where ξ is a shape factor which depends on the shape of the clock edges [11]. It takes on the minimum value $\xi_{min} = 1$ if the charge of the load capacitor is DC modulated. For a sinusoidal current, $\xi = \pi^2/8 = 1.23$. The above equation indicates that when the charging period ΔT is indefinitely long, in theory, the energy dissipation is reduced to zero. This is called an adiabatic switching [1].

III. SWITCHED CAPACITOR REGENERATOR

A. Concept

The switched capacitor regenerator (SCR) was first proposed by L. Svensson and J. G. Koller [1]. This regenerator uses a source voltage and $N - 1$ capacitors, so that an N -step waveform is created and the charging energy is reduced to $1/N$. Figure 3 shows the switched capacitor regenerator used in the analysis ($N = 4$). The regenerator consists of a voltage source, five pass transistors that have input signals from Clk0 to Clk4, three tank capacitors C_1 , C_2 , and C_3 , and load capacitor C_L . Figure 4 depicts its operation. Transistors are turned on as Clk0, Clk1, Clk2, Clk3, Clk4, Clk3, Clk2, Clk1, Clk0. This is done repeatedly and the output voltage V_{out} becomes a step waveform.

With i running from 1 to N , a load capacitor is switched from one voltage source to the next. It is clearly seen from the V - Q diagram as shown in Fig. 5 that energy dissipated per cycle is

$$W = q V_{dd} = \frac{C V_{dd}^2}{N}. \quad (5)$$

Since the voltage source are free from dissipation, except for the N -th source, they can be represented by capacitors with high capacitances (such as C_1 in Fig. 3). This circuit has a self-stabilizing property: the voltages across the capacitors C_1 are set to required levels automatically. In Ref. [8], Nakata has proved that each step of the output voltage of the regenerator circuit with $(N - 1)$ capacitors always settles to the voltage of

$$\frac{i}{N} \cdot V \quad (i = 0, 1, 2, \dots, N) \quad (6)$$

regardless of the initial condition, in the case of $C_n \gg C_L$ where C_n is the tank capacitor. However, the tank capacitor C_n cannot be immoderately increased as capacitor size is affected by the chip die.

In the next subsection, we will explain an equivalent circuit model of the SCR, and then discuss the design optimization of the capacitance ratio.




Fig. 3. Switched Capacitor Re-generator (SCR).




Fig. 4. Output waveform of SCR.

B. Theoretical Analysis

The switching behavior of the NMOS transistor can be generalized by examining the parasitic capacitances and resistances, and so we consider the NMOS switch shown in Fig. 6 with the equivalent digital model [12]. Note that the effective input and output capacitances of the NMOS are $C_{in} = \frac{3}{2}C_{ox}$ and $C_{out} = C_{ox}$, respectively. We then can draw the equivalent circuit of Fig. 7, by using the equivalent digital model of the NMOS.

At first, we consider the voltage on a capacitance C_1 . An electric charge in C_1 can be determined from the equivalent




 Fig. 5. V - Q diagram of SCR.


Fig. 6. NMOS equivalent digital model.

circuit as follows:

$$\begin{aligned}
 Q_{t01} = & C_1 V_7 + \frac{3}{2} C_{ox} (V_7 - V_{clk1}) \\
 & + C_{ox} (0 - V_{C10}) + C_{ox} (0 - V_{C20}) \\
 & + C_{ox} (0 - V_{C30}) + C_{ox} (0 - V_{dd}), \quad (7)
 \end{aligned}$$

where V_{Cxy} ($y = 1, 2, \dots, n$) is voltage of the node capacitance C_x ($x = 1, 2, \dots, n$), and then total capacitance Q_{t1} has

$$\begin{aligned}
 Q_{t1} = & V_1 \left(C_L + \frac{5}{2} C_{ox} \right) + C_1 V_1 \\
 & + \frac{3}{2} C_{ox} (V_1 - V_{clk1}) + C_{ox} (V_1 - V_{C21}) \\
 & + C_{ox} (V_1 - V_{C31}) + C_{ox} (V_1 - V_{dd}). \quad (8)
 \end{aligned}$$

Equations (7) and (8) follow from charge conservation,

$$\begin{aligned}
 V_1 = & \frac{V_7 \left(\frac{3}{2} C_{ox} + C_1 \right)}{C_L + 7 C_{ox} + C_1} \\
 & + \frac{C_{ox} (V_{C21} + V_{C31} - V_{C10} - V_{C20} - V_{C30})}{C_L + 7 C_{ox} + C_1}. \quad (9)
 \end{aligned}$$

C_{ox} is much smaller than C_L (or C_n) and so the second term in the above equation can be neglected as compared to the




Fig. 7. SCR equivalent circuit.

first term. Finally, we have the following equation.

$$\begin{aligned} V_1 &= \frac{\frac{3}{2}C_{ox}V_7 + C_1V_7}{C_L + 7C_{ox} + C_1} \\ &\simeq \frac{C_1V_7}{C_L + 7C_{ox} + C_1}. \end{aligned} \quad (10)$$

From the above equation, we can see that a terminal voltage V_1 is not equal to V_7 . Of course, it is possible to get the same voltage if C_1 is much larger than C_L , however, the tank capacitor C_1 cannot be immoderately increased as capacitor size is affected by the chip die.

The other voltage conditions are also as follows:

$$V_0 = 0, \quad (11)$$

$$V_2 = \frac{V_1(C_L + C_{ox}) + C_2V_6}{C_L + 7C_{ox} + C_2}, \quad (12)$$

$$V_3 = \frac{V_2(C_L + C_{ox}) + C_3V_5}{C_L + 7C_{ox} + C_3}, \quad (13)$$

$$V_4 = V_{dd}, \quad (14)$$

$$V_5 = \frac{V_{dd}(C_L + C_{ox}) + C_3V_3}{C_L + 7C_{ox} + C_3}, \quad (15)$$

$$V_6 = \frac{V_5(C_L + C_{ox}) + C_2V_2}{C_L + 7C_{ox} + C_2}, \quad (16)$$

$$V_7 = \frac{V_6(C_L + C_{ox}) + C_1V_1}{C_L + 7C_{ox} + C_1}. \quad (17)$$

From equations (12) and (16), (13) and (15), we can also see that the terminal voltages V_2 and V_6 (or V_3 and V_5) are not equal.

C. Comparison of Analysis and Simulation Results

In order to compare the analysis with simulation results, the SCR was simulated in a 1.2 μm CMOS n-well technology

provided by On-Semi conductor. The transistor size W/L is 5.0 $\mu\text{m}/1.2 \mu\text{m}$ for both of the PMOS and the NMOS transistors. C_{ox} is calculated from SPICE parameters. The tank and load capacitances are implemented as poly-poly capacitance.

Figure 8 shows the comparison of analysis with simulation results. We show that the analytical results agree rather well with the SPICE simulation results. From the viewpoint of CMOS implementation, however, we think that Fig. 8(a) has an optimized condition because of poly-poly capacitance.

IV. CONCLUSION

We have reported an analytical method of a power clock generator based on a switched capacitor circuit which is used in adiabatic logic. We have derived first an equivalent circuit model of the switched capacitor circuit. Then, we have discussed the design optimization of the capacitance ratio. Finally, we show that the analytical results agree rather well with the SPICE simulation results. From the viewpoint of 1.2 μm CMOS implementation, the capacitance ratio $C_L : C_n$ has been set at 0.1 : 1.0.

ACKNOWLEDGMENT


This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc. and Cadence Design Systems, Inc.

This work was supported, in part, by a grant from Ogawa Foundation for Science and Technology of Pacific Industrial Co., Ltd. and by a grant from Research Foundation for the Electrotechnology of Chubu.


Finally, the authors would like to thank Mr. Y. Fukuta and Mr. Y. Sakai for their help and support in this work.

REFERENCES


- [1] L. J. Svensson, and J. G. Koller, "Adiabatic charging without inductors," in *Proc. IEEE Int. Workshop Low Power Design, (IWLDP '94)*, Napa Valley, CA, April 22–27, 1994, pp. 159–164.




(a) $C_L = 0.1$ pF, $C_n = 1$ pF.




(b) $C_L = 0.01$ pF, $C_n = 5$ pF.



(c) $C_L = 0.01$ pF, $C_n = 1$ pF.



(d) $C_L = 0.1$ pF, $C_n = 5$ pF.



(e) $C_L = 0.5$ pF, $C_n = 1$ pF.

Fig. 8. Comparison of analysis with simulation results.

- [2] S. G. Younis and T. G. Knight, "Asymptotically zero energy split-level charge recovery logic," in *Proc. IWLPD '94*, pp. 177–182.
- [3] A. G. Dickinson and J. S. Dencker, "Adiabatic dynamic logic," *IEEE J. Solid-States Circuits.*, vol. 30, no. 3, pp. 311–315, April 1995.
- [4] Y. Moon, D.K. Jeong, "An efficient charge recovery logic circuit," *IEEE J. Solid-States Circuits.*, vol. 31, no. 4, pp. 514–522, April 1996.
- [5] S. Kim and M. C. Papaefthymiou, "True single-phase energy-recovering logic for low-power, high-speed VLSI," in *Proc. IEEE Int. Symp. Low-Power Electronics and Design*, Monterey, CA, Aug. 10–12, 1998, pp. 167–172.
- [6] D. Maksimović, V. G. Oklobdžija, B. Nikolić, and K. W. Current, "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply," *IEEE Trans. VLSI Syst.*, vol. 8, no. 4, pp. 460–463, Aug. 1998.
- [7] Y. Ye and K. Roy, "QSERL: Quasi-static energy recovery logic," *IEEE J. Solid-States Circuits.*, vol. 36, no. 2, pp. 239–248, Feb. 2001.
- [8] S. Nakata, "Adiabatic charging reversible logic using a switched capacitor regenerator," *IEICE Trans. Electron.*, vol. E87-C, no. 11, pp. 1837–1846, Nov. 2004.
- [9] Y. Takahashi, T. Sekine, and M. Yokoyama, "VLSI implementation of a 4×4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic," *IEICE Trans. Electron.*, vol. E90-C, no. 10, pp. 2002–2006, Oct. 2007.
- [10] Y. Takahashi, T. Sekine, and M. Yokoyama, "Two-phase clocked CMOS adiabatic logic," in *Proc. IEEE Asia-pacific Conf. Circuits and Systems*, Macao, China, Nov. 30–Dec. 3, 2008 (to be appeared in).
- [11] M. Alioto, and G. Palumbo, "Power estimation in adiabatic circuits: A simple and accurate model," *IEEE Trans. VLSI Syst.*, vol. 9, no. 5, pp. 608–615, Oct. 2001.
- [12] R. J. Baker, H. W. Li, and D. E. Boyce, *CMOS circuit design, layout, and simulation*, IEEE Press, NY, 1998, pp. 201–228.